AMENDMENTS TO THE CLAIMS

	1	66. (New) The data processor of Claim 63, wherein the plurality of registers
	2	includes at least one register storing an address exceeding 16 bits.
01	1	67. (New) The data processor of Claim 64, wherein the data processor
	2	performs data processing based on an 8-bit instruction, the instruction independently
	3	designating;
	4	one of a plurality of operations including transfer and calculation;
	5	one of the registers as a source operand, and
	6	one of the registers as a destination operand.
	.1	68. (New) A data processing method for performing data processing of an 8-
	2	bit instruction, comprising
	3	decoding a first portion of the 8-bit instruction which independently designates
	4	one of a plurality of operations including transfer and calculation,
	5	decoding a second portion of the 8-bit instruction which independently designates
	6	one of a plurality of registers as a source operand.
	7	decoding a third portion of the 8-bit instruction which independently designates
	8	one of the plurality of registers as a destination operand.

wherein at least one of the source operand register and the destination operand 9 register is capable of storing an address exceeding 16 bits; and 10 executing the instruction in accordance with the decoded results. 11 (New) A data processing method for performing data processing of an 8-1 bit instruction, comprising 2 decoding a first portion of the 8-bit instruction which independently designates 3 one of a plurality of operations including transfer and calculation, decoding a second portion of the 8-bit instruction which independently designates 5 one of a plurality of registers as a source operand. б decoding a third portion of the 8-bit instruction which independently designates 7 one of the plurality of registers as a destination operand. wherein the instruction is further followed by a linear absolute address exceeding 9 16 bits; and 10 executing the instruction in accordance with the decoded results. 11 (New) The data processing method of Claim 69, wherein the plurality of 1 registers includes at least one register storing an address exceeding 16 bits. 2 (New) A data processing method for performing data processing of an 1

instruction using a processor having a first register and a second register, comprising

2

- judging which one of sign-extending and zero-extending is to be performed on 3 operand data depending on which of the first register and the second register is
- 4 designated as the destination operand in the instruction, and 5
- performing one of sign-extending and zero-extending on operand data which is 6
- judged to be performed. 7

- (New) The data processing method of Claim 71, wherein the instruction is 1 an 8-bit instruction which independently designates: 2
- one of a plurality of operations including transfer and calculation; 3
- one of a plurality of registers as a source operand, and 4
- one of the plurality of registers as a destination operand; 5
- the data processing method further comprising: 6
- decoding a first portion of the 8-bit instruction which independently designates 7
- one of a plurality of operations including transfer and calculation, 8
- decoding a second portion of the 8-bit instruction which independently designates 9
- one of a plurality of registers as a source operand, and 10
- decoding a third portion of the 8-bit instruction which independently designates 11
- one of the plurality of registers as a destination operand, and 12
- executing the instruction in accordance with the decoded results, including 13
- performing one of sign-extending and zero-extending which is judged to be performed. 14

l	73. (New) A data processing method for performing data processing of an 8-
2	bit instruction, comprising
3	decoding a first portion of the 8-bit instruction which independently designates one of a plurality of operations including transfer and calculation.
5	decoding a second portion of the 8-bit instruction which independently designates one of a plurality of registers as a source operand.
6 7 8	decoding a third portion of the 8-bit instruction which independently designates one of the plurality of registers as a destination operand,
9 10	wherein an address register and a data register are included in the plurality of registers, and an address stored in the address register is longer than data stored in the
11	data register; and
12	executing the instruction in accordance with the decoded results.
1	74. (New) A recording medium recording machine readable program
2	instructions executed by a processor, the processor performing data processing of an 8-bit
3	instruction comprising
4	a first portion which independently designates one of a plurality of operations
5	including transfer and calculation,
6	a second portion which independently designates one of a plurality of registers as

- 8 a third portion of the 8-bit instruction which independently designates one of the
 9 plurality of registers as a destination operand.
- wherein at least one of the source operand register and the destination operand

 register is capable of storing an address exceeding 16 bits.
- 1 75. (New) A recording medium recording machine readable program
 2 instructions executed by a processor, the processor performing data processing of an 8-bit
 3 instruction comprising
 - 4 a first portion which independently designates one of a plurality of operations
 5 including transfer and calculation,
 - a second portion which independently designates one of a plurality of registers as
 a source operand, and
 - 8 a third portion of the 8-bit instruction which independently designates one of the
 9 plurality of registers as a destination operand.
 - wherein the instruction is further followed by a linear absolute address exceeding 11 16 bits.
 - 1 76. (New) The recording medium of Claim 75, wherein the plurality of registers includes at least one register storing an address exceeding 16 bits.

- 1 77. (New) A recording medium recording machine readable program
- 2 instructions executed by a processor, the processor performing data processing of an 8-bit
- 3 instruction, the 8-bit instruction comprising:
- 4 a designation of one of a first register and a second register as containing a
- 5 destination operand for the instruction,
- wherein a judgment of which one of sign-extending and zero-extending is to be

 performed on operand data is made depending on which of the first register and the

 second register is designated as the destination operand in the instruction.
 - 1 78. (New) The recording medium of Claim 77, wherein the 8-bit instruction
 2 further comprises:
 - a first portion which independently designates one of a plurality of operations
 including transfer and calculation,
 - 5 a second portion which independently designates one of a plurality of registers as
 6 a source operand, and
 - a third portion of the 8-bit instruction which independently designates one of the
 plurality of registers as a destination operand.
 - wherein the first register and the second register are included in the plurality of registers.

a source operand, and

7

	Patent
52478.0700	(AN73r)

1	79 .	(New)	Α	recording	medium	recording	machine	readable	program
---	-----------------	-------	---	-----------	--------	-----------	---------	----------	---------

- instructions executed by a processor, the processor having a plurality of registers, the 2
- processor performing data processing of an 8-bit instruction comprising: 3
- a first portion which independently designates one of a plurality of operations including transfer and calculation,
- a second portion which independently designates one of a plurality of registers as 6
- a third portion of the 8-bit instruction which independently designates one of the 8 plurality of registers as a destination operand, 9
- wherein an address register and a data register are included in the plurality of 10 registers, and an address stored in the address register is longer than data stored in the 11 12 data register.